

±1200°/sec Precision Angular Rate Sensor

Data Sheet

ADIS16133

FEATURES

Digital gyroscope system, ±1200°/sec measurement range In-run bias stability, ~6°/hour ~11°/hour over temperature: -40°C to +85°C Autonomous operation and data collection No external configuration commands required Start-up time: 181 ms Sleep mode recovery: 4.7 ms Factory calibrated sensitivity and bias Calibration temperature range: -40°C to +85°C Single serial peripheral interface, SPI compatible Wide bandwidth: 335 Hz **Embedded temperature sensor** Programmable operation and control Automatic and manual bias correction controls Digital filters: Bartlett FIR, average/decimation Internal sample rate: up to 2048 SPS Digital I/O: data ready, alarm indicator, general-purpose Alarms for condition monitoring Sleep mode for power management Enable external sample clock input: up to 2048 Hz Single-supply operation: 4.85 V to 5.15 V 2000 g shock survivability Operating temperature range: -40°C to +105°C

APPLICATIONS

Precision instrumentation Platform stabilization and control Industrial vehicle navigation Downhole instrumentation Robotics


GENERAL DESCRIPTION

The ADIS16133 *i*Sensor[®] is a high performance, digital gyroscope sensing system that operates autonomously and requires no user configuration to produce accurate rate sensing data. Key performance advantages include low noise density, wide bandwidth, low variation over temperature, and excellent in-run bias stability, all of which directly influence critical end performance goals for platform stabilization, navigation, robotics, and medical instrumentation systems.

This sensor system combines industry leading *i*MEMS* technology with signal conditioning that optimizes dynamic performance. The factory calibration characterizes the entire sensor signal chain for sensitivity and bias over a temperature range of -40° C to $+85^{\circ}$ C. As a result, each ADIS16133 has its own unique correction formulas to produce accurate measurements upon installation. For some systems, the factory calibration eliminates the need for system level calibration and greatly simplifies it for others.

The ADIS16133 samples data at rates of up to 2048 SPS and offers an averaging/decimation filter structure for optimizing noise/bandwidth trade-offs. The serial peripheral interface (SPI) and user register structure provide easy access to configuration controls and calibrated sensor data for embedded processor platforms.

The 36 mm × 44 mm × 14 mm package provides four holes for simple mechanical attachment. Use M2 (or 2-56 standard size) machine screws along with a standard 24-pin, dual row, 1 mm pitch connector to support electrical attachment to a printed circuit board (PCB) or cable system. The ADIS16133 provides an operating temperature range of -40° C to $+105^{\circ}$ C.



FUNCTIONAL BLOCK DIAGRAM

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

| Features |
|---|
| Applications1 |
| General Description 1 |
| Functional Block Diagram1 |
| Revision History 2 |
| Specifications |
| Timing Specifications4 |
| Absolute Maximum Ratings 5 |
| ESD Caution |
| Pin Configuration and Function Descriptions |
| Typical Performance Characteristics7 |
| Basic Operation |
| Reading Sensor Data 8 |
| Output Data Registers9 |
| Device Configuration9 |
| User Registers |
| Digital Processing Configuration11 |

REVISION HISTORY

5/12—Rev. 0 to Rev. A

| 9/10—Revision 0: Initial Version |
|--|
| Design Section |
| Added ADIS16133/PCBZ Breakout Board Section and Legacy |
| Changes to Alarm Example Section 13 |
| Added 0x0C to 0x0F and 0x2A to 0x31 Addresses to Table 1410 $$ |

| Calibration12 |
|---------------------------------|
| Alarms |
| System Controls14 |
| Global Commands14 |
| Memory Management14 |
| General-Purpose Input/Output14 |
| Self-Test |
| Power Management15 |
| Status |
| Product Identification16 |
| Applications Information17 |
| ADIS16133/PCBZ Breakout Board17 |
| Installation Tips18 |
| Outline Dimensions |
| Ordering Guide19 |

SPECIFICATIONS

 $T_A = 25^{\circ}$ C, VCC = 5.0 V, angular rate = 0°/sec, dynamic range = ±300°/sec ± 1 g, unless otherwise noted.

Table 1.

| Parameter | Test Conditions/Comments | Min | Тур | Max | Unit |
|--|---|------------------|--------|--------|---------------|
| GYROSCOPES | | | | | |
| Dynamic Range | | ±1200 | ±1400 | | °/sec |
| Initial Sensitivity | GYRO_OUT register only | 0.0495 | 0.05 | 0.0505 | °/sec/LSB |
| Sensitivity Temperature Coefficient | $-40^{\circ}C \le T_A \le +85^{\circ}C$ | | ±16 | | ppm/°C |
| Nonlinearity | Best fit straight line | | ±0.008 | | % of fs |
| Initial Bias Error | ±1 σ | | ±1 | | °/sec |
| In-Run Bias Stability | +25°C, SMPL_PRD = 0x001F | | 0.0017 | | °/sec |
| Angular Random Walk | 1 σ, +25°C | | 0.75 | | °/√hr |
| Linear Acceleration Effect on Bias | 1σ | | 0.03 | | °/sec/g |
| Bias Voltage Sensitivity | VCC = 4.85 V to 5.15 V | | 0.02 | | °/sec/V |
| Output Noise | SMPL_PRD = 0x001F | | 0.27 | | °/sec rms |
| Rate Noise Density | f = 25 Hz, SMPL_PRD = 0x001F | | 0.0122 | | °/sec/√Hz rms |
| Bandwidth | -3 dB | | 335 | | Hz |
| Sensor Resonant Frequency | | | 14.5 | | kHz |
| Self-Test Change in Output Response | GYRO_OUT register only | 3380 | 6080 | 8780 | LSB |
| LOGIC INPUTS ¹ | | | | | |
| Input High Voltage, V⊮ | | 2.0 | | | V |
| Input Low Voltage, V⊾ | | | | 0.8 | V |
| Logic 1 Input Current, I _{IH} | $V_{IH} = 3.3 V$ | | ±0.2 | ±1 | μΑ |
| Logic 0 Input Current, I _{IL} | $V_{IL} = 0 V$ | | | | |
| All Pins Except RST | | | 40 | 60 | μΑ |
| RST Pin | | | 80 | | μΑ |
| Input Capacitance, C _{IN} | | | 10 | | pF |
| DIGITAL OUTPUTS ¹ | | | | | |
| Output High Voltage, Vон | Isource = 1.6 mA | 2.4 | | | V |
| Output Low Voltage, Vol | $I_{SINK} = 1.6 \text{ mA}$ | | | 0.4 | V |
| FLASH MEMORY | Endurance ² | 10,000 | | | Cycles |
| Data Retention ² | T _J = 85°C | 20 | | | Years |
| FUNCTIONAL TIMES ³ | Time until data is available | | | | |
| Power-On Start-Up Time | | | 181 | | ms |
| Reset Recovery Time | | | 71 | | ms |
| Sleep Mode Recovery Time | | | 4.7 | | ms |
| Flash Memory Self-Test | SMPL_PRD = 0x000F | | 16 | | ms |
| Automatic Sensor Self-Test Time | SMPL_PRD = 0x000F | | 46 | | ms |
| CONVERSION RATE | | 680 | | 2048 | SPS |
| Clock Accuracy | SMPL_PRD = 0x001F | | | ±3 | % |
| Sync Input Clock | $SMPL_PRD = 0x0000$ | 680 ⁴ | | 2048 | Hz |
| POWER SUPPLY | Operating voltage range, VCC | 4.85 | 5.0 | 5.15 | V |
| Power Supply Current | $SMPL_PRD = 0x001F$ | | 88 | | mA |
| | Sleep mode | | 1.4 | | mA |

¹ The digital I/O signals are driven by an internal 3.3 V supply, and the inputs are 5 V tolerant.
 ² JEDEC Standard 22, Method A117. Endurance measured at -40°C, +25°C, +85°C, and +125°C.
 ³ These times do not include thermal settling and internal filter response times, which may affect overall accuracy.

⁴ The sync input clock can function below the specified minimum value, but at reduced performance levels.

TIMING SPECIFICATIONS


 $T_A = 25^{\circ}$ C, VCC = 5 V, unless otherwise noted.

Table 2.

| | | | Normal M | ode | |
|-----------------------------------|--|------------------|----------|------|------|
| Parameter | Description | Min ¹ | Тур | Max | Unit |
| fsclk | Serial clock | 0.01 | | 2.0 | MHz |
| t _{STALL} | Stall period between data | 9 | | | μs |
| treadrate | Read rate | 25 | | | μs |
| t _{cs} | Chip select to clock edge | 48.8 | | | ns |
| t _{DAV} | DOUT valid after SCLK edge | | | 25 | ns |
| t _{DSU} | DIN setup time before SCLK rising edge | 24.4 | | | ns |
| t _{DHD} | DIN hold time after SCLK rising edge | 48.8 | | | ns |
| tsclkr, tsclkf | SCLK rise/fall times | | 5 | 12.5 | ns |
| t _{DR} , t _{DF} | DOUT rise/fall times | | 5 | 12.5 | ns |
| t _{SFS} | CS high after SCLK edge | 0 | | | ns |
| t1 | Input sync positive pulse width | 5 | | | μs |
| t _x | Input sync low time | 100 | | | μs |
| t ₂ | Input sync to data ready output | | 360 | | μs |
| t ₃ | Input sync period | 488 | | | μs |

¹ Guaranteed by design and characterization but not tested in production.

Timing Diagrams



ABSOLUTE MAXIMUM RATINGS

Table 3.

| Parameter | Rating |
|-------------------------------|---------------------------------|
| Acceleration | |
| Any Axis, Unpowered | 2000 g |
| Any Axis, Powered | 2000 g |
| VCC to GND | –0.3 V to +7.0 V |
| Digital Input Voltage to GND | –0.3 V to +5.3 V |
| Digital Output Voltage to GND | –0.3 V to VCC + 0.3 V |
| Operating Temperature Range | -40°C to +105°C |
| Storage Temperature Range | -65°C to +125°C ^{1, 2} |

¹ Extended exposure to temperatures outside the specified temperature range of -40° C to $+105^{\circ}$ C can adversely affect the accuracy of the factory calibration. For best accuracy, store the parts within the specified operating range of -40° C to $+105^{\circ}$ C.

² Although the device is capable of withstanding short-term exposure to 150°C, long-term exposure threatens internal mechanical integrity.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 4. Package Characteristics

| Package Type | θιΑ | θις | Device Weight |
|--------------------------|----------|----------|------------------|
| 24-Lead Module (ML-24-3) | 15.7°C/W | 1.48°C/W | 25 g |

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS





Table 5. Pin Function Descriptions

| Pin No. | Mnemonic | Type ¹ | Description |
|-------------|----------|-------------------|--|
| 2 | CLKIN | 1 | Clock Input. SMPL_PRD = 0x0000. |
| 3 | SCLK | 1 | SPI Serial Clock. |
| 4 | DOUT | 0 | SPI Data Output. This pin clocks the output on the falling edge of SCLK. |
| 5 | DIN | I | SPI Data Input. This pin clocks the input on the rising edge of SCLK. |
| 6 | CS | 1 | SPI Chip Select. |
| 7 | DIO1 | I/O | Configurable Digital Input/Output. |
| 8 | RST | 1 | Reset. |
| 9 | DIO2 | I/O | Configurable Digital Input/Output. |
| 10, 11, 12 | VCC | S | Power Supply. |
| 13, 14, 15 | GND | S | Power Ground. |
| 1, 16 to 24 | DNC | N/A | Do Not Connect. |

 $^{\rm 1}$ I is input, O is output, I/O is input/output, S is supply, and N/A is not applicable.

TYPICAL PERFORMANCE CHARACTERISTICS






Figure 8. Allan Variance, 0°C to 50°C, 1°C/Minimum Ramp Rate




Figure 9. Bias vs. Temperature, 0.1°C/Minimum Ramp Rate, Autonull at 25°C, SMPL_PRD = 0x001F, and DEC_RATE = 0x0010

BASIC OPERATION

The ADIS16133 is an autonomous system that requires no user initialization. As soon as it has a valid power supply, it initializes and starts sampling, processing, and loading sensor data into the output registers. DIO1 pulses high after each sample cycle concludes. The SPI interface enables simple integration with many embedded processor platforms, as shown in Figure 10 (electrical connection diagram) and listed in Table 6 (processor pin names and functions).




Figure 10. Electrical Connection Diagram

Table 6. Generic Master Processor Pin Names and Functions

| Pin Name | Function |
|----------|----------------------------|
| SS | Slave select |
| IRQ | Interrupt request |
| MOSI | Master output, slave input |
| MISO | Master input, slave output |
| SCLK | Serial clock |


The ADIS16133 SPI interface supports full duplex serial communication (simultaneous transmit and receive) and uses the sequences shown in Figure 13 for DIN/DOUT bit coding. Table 7 provides a list of the most common settings that require attention to initialize a processor serial port for the ADIS16133 SPI interface.


| Processor Setting | Description |
|--------------------------|---------------------------------------|
| Master | ADIS16133 operates as a slave |
| SCLK Rate ≤ 2 MHz | Maximum serial clock rate |
| SPI Mode 3 | CPOL = 1 (polarity), CPHA = 1 (phase) |
| MSB-First Mode | Bit sequence |
| 16-Bit Mode | Shift register/data length |

Table 7. Generic Master Processor SPI Settings

READING SENSOR DATA

A single register read requires two 16-bit SPI cycles. The first cycle requests the contents of a register using the bit assignments in Figure 13. The register contents follow on DOUT during the second sequence. Figure 11 includes three single register reads in succession. In this example, the process begins with DIN = 0x0600 to request the contents of the GYRO OUT register, followed by 0x0400 to request the contents of the GYRO_OUT2 register, and then 0x0200 to request the contents of the TEMP OUT register. Full duplex operation enables processors to use the same 16-bit SPI cycle to read data from DOUT while requesting the next set of data on DIN. Figure 12 provides an example of the four SPI signals when reading GYRO_OUT in a repeating pattern. Note that DOUT starts to represent GYRO_OUT during the second 16-bit SPI cycle.





2. WHEN CS IS HIGH, DOUT IS IN A THREE-STATE, HIGH IMPEDANCE MODE, WHICH ALLOWS MULTIFUNCTIONAL USE OF THE LINE

FOR OTHER DEVICES

Figure 13. SPI Communication Bit Sequence

OUTPUT DATA REGISTERS

Table 8. Output Data Register Formats

| Register | Address | Measurement |
|-----------|---------|--------------------------|
| TEMP_OUT | 0x02 | Internal temperature |
| GYRO_OUT2 | 0x04 | Gyroscope, lower 16 bits |
| GYRO_OUT | 0x06 | Gyroscope, upper 16 bits |

Rotation Rate (Gyroscope)

GYRO_OUT is the primary register for gyroscope output data and uses 16-bit twos complement format for its data. Table 9 provides the numerical format for GYRO_OUT, and Table 10 provides several examples for converting digital data into °/sec.

Table 9. GYRO_OUT Bit Descriptions

| Bits | Description |
|--------|--|
| [15:0] | Gyroscope data; twos complement, |
| | 0.05°/sec per LSB (typical), 0°/sec = 0x0000 |

Table 10. GYRO_OUT, Twos Complement Format

| Rotation Rate | Decimal | Hex | Binary |
|----------------------|---------|--------|---------------------|
| +1200°/sec | +24,000 | 0x5DC0 | 0101 1101 1100 0000 |
| +0.1°/sec | +2 | 0x0002 | 0000 0000 0000 0010 |
| +0.05°/sec | +1 | 0x0001 | 0000 0000 0000 0001 |
| 0°/sec | 0 | 0x0000 | 0000 0000 0000 0000 |
| –0.05°/sec | -1 | 0xFFFF | 1111 1111 1111 1111 |
| –0.1°/sec | -2 | 0xFFFE | 1111 1111 1111 1110 |
| -1200°/sec | -24,000 | 0xA240 | 1010 0010 0100 0000 |

The GYRO_OUT2 register (see Table 11) captures the bit growth associated with the decimation filter shown in Figure 18, using an MSB justified format. The bit growth starts with the MSB (GYRO_OUT2, Bit 15) equal to the decimation rate setting in the DEC_RATE register, Bits[4:0] (see Table 18), and grows in the LSB direction as the decimation rate increases. See Figure 14 for more details.

Table 11. GYRO_OUT2 Bit Descriptions




Figure 14. Gyroscope Output Format, DEC_RATE[4:0] > 0

Internal Temperature

The TEMP_OUT register (see Table 12) provides an internal temperature measurement that can be useful for observing relative temperature changes in the environment. Table 13 provides several coding examples for converting the 16-bit twos complement number into units for temperature (°C).

Table 12. TEMP_OUT Bit Descriptions

| Bits | Description |
|--------|--|
| [15:0] | Temperature data; twos complement, 0.0058°C per LSB (typical), 0°C = 0x0000 |

Table 13. Temperature, Twos Complement Format

| Temperature | Decimal | Hex | Binary |
|-------------|---------|--------|---------------------|
| +105°C | +18,103 | 0x46B7 | 0100 0110 1011 0111 |
| +0.0116°C | +2 | 0x0002 | 0000 0000 0000 0010 |
| +0.0058°C | +1 | 0x0001 | 0000 0000 0000 0001 |
| 0°C | 0 | 0x0000 | 0000 0000 0000 0000 |
| –0.0058°C | -1 | 0xFFFF | 1111 1111 1111 1111 |
| –0.0116°C | -2 | 0xFFFE | 1111 1111 1111 1110 |
| –40°C | -6897 | 0xE50F | 1110 0101 0000 1111 |

DEVICE CONFIGURATION

The registers listed in Table 14 provide a variety of user configuration options. The SPI provides access to these registers, one byte at a time, using the bit assignments shown in Figure 13. Each register has 16 bits, where Bits[7:0] represent the lower address and Bits[15:8] represent the upper address. Figure 15 provides an example of writing 0x03 to Address 0x22, which is the lower byte of the SMPL_PRD register (see Table 16 and Figure 18 for more information on the SMPL_PRD register).




Figure 15. SPI Sequence for Setting the Decimate Rate to 8 (DIN = 0xA203)

Dual Memory Structure

Writing configuration data to a control register updates its SRAM contents, which are volatile. After optimizing each relevant control register setting in a system, set $GLOB_CMD[3] = 1$ (DIN = 0xA808) to back up these settings in the nonvolatile flash memory. The flash back up process requires a valid power supply level for the entire 72 ms process time. Table 14 provides a user register memory map that includes a column of flash backup information. A "yes" in this column indicates that a register has a mirror location in flash and, when backed up properly, automatically restores itself during startup or after a reset. Figure 16 provides a diagram of the dual memory structure used to manage operation and store critical user settings.




Figure 16. SRAM and Flash Memory Diagram

USER REGISTERS

Table 14. User Register Memory Map

| Name | R/W ^{1, 2} | Flash Backup ² | Address ³ | Default ² | Register Description | Bit Function ² |
|------------|----------------------------|---------------------------|----------------------|----------------------|--|---------------------------|
| FLASH_CNT | R | Yes | 0x00 | N/A | Flash memory write count | Table 30 |
| TEMP_OUT | R | No | 0x02 | N/A | Output, temperature (internal) | Table 12 |
| GYRO_OUT2 | R | No | 0x04 | N/A | Output, gyroscope, lower 16 bits | Table 11 |
| GYRO_OUT | R | No | 0x06 | N/A | Output, gyroscope, upper 16 bits | Table 9 |
| GYRO_OFF2 | R/W | Yes | 0x08 | 0x0000 | Gyroscope bias correction, lower 16 bits | Table 21 |
| GYRO_OFF | R/W | Yes | 0x0A | 0x0000 | Gyroscope bias correction, upper 16 bits | Table 20 |
| Reserved | N/A | N/A | 0x0C to 0x0F | N/A | Reserved | |
| ALM_MAG1 | R/W | Yes | 0x10 | 0x0000 | Alarm 1 trigger setting | Table 23 |
| ALM_MAG2 | R/W | Yes | 0x12 | 0x0000 | Alarm 2 trigger setting | Table 24 |
| ALM_SMPL1 | R/W | Yes | 0x14 | 0x0000 | Alarm 1 sample period | Table 25 |
| ALM_SMPL2 | R/W | Yes | 0x16 | 0x0000 | Alarm 2 sample period | Table 25 |
| ALM_CTRL | R/W | Yes | 0x18 | 0x0000 | Alarm configuration | Table 26 |
| GPIO_CTRL | R/W | Yes | 0x1A | 0x0000 | General-purpose I/O control | Table 32 |
| MSC_CTRL | R/W | Yes | 0x1C | 0x0006 | Miscellaneous control: data ready, self-test | Table 31 |
| SMPL_PRD | R/W | Yes | 0x1E | 0x001F | Internal sample period (rate) control | Table 16 |
| AVG_CNT | R/W | Yes | 0x20 | 0x0000 | Digital filter control | Table 17 |
| DEC_RATE | R/W | Yes | 0x22 | 0x0000 | Decimation rate setting | Table 18 |
| SLP_CTRL | W | Yes | 0x24 | 0x0000 | Sleep mode control | Table 33 |
| DIAG_STAT | R | No | 0x26 | 0x0000 | System status | Table 34 |
| GLOB_CMD | W | No | 0x28 | 0x0000 | System command | Table 29 |
| Reserved | N/A | N/A | 0x2A to 0x31 | N/A | Reserved | N/A |
| LOT_ID1 | R | Yes | 0x32 | N/A | Lot Identification Code 1 | Table 36 |
| LOT_ID2 | R | Yes | 0x34 | N/A | Lot Identification Code 2 | Table 36 |
| LOT_ID3 | R | Yes | 0x36 | N/A | Lot Identification Code 3 | Table 36 |
| PROD_ID | R | Yes | 0x38 | 0x3F05 | Product ID, binary number for 16,133 | Table 35 |
| SERIAL_NUM | R | Yes | 0x3A | N/A | Serial number | Table 37 |

¹ R means read, W means write.

² N/A means not applicable. ³ Each register contains two bytes. The Address column in this table lists the address of the lower byte only; add 1 to it to calculate the address of the upper byte.

DIGITAL PROCESSING CONFIGURATION

Figure 18 provides a block diagram for the sampling and digital filter stages inside the ADIS16133. Table 15 provides a summary of digital processing registers for sample rate and filter control.

Table 15. Digital Processing Registers

| Register Name | Address | Description |
|----------------------|---------|-------------------------------------|
| SMPL_PRD | 0x1E | Sample rate control |
| AVG_CNT | 0x20 | Digital filtering and range control |
| DEC_RATE | 0x22 | Decimation rate setting |

Internal Sample Rate

The SMPL_PRD register in Table 16 provides a programmable control for the internal sample rate. Use the following formula to calculate the decimal number for the code to write into this register:

$$SMPL_PRD = \frac{32,768}{f_s} - 1; f_s \le 2048 SPS$$

The factory default setting for SMPL_PRD sets the internal sample rate to a rate of 1024 SPS; the minimum setting for the SMPL_PRD register is 0x000F, which results in an internal sample rate of 2048 SPS.

Table 16. SMPL_PRD Bit Descriptions

| Bits | Description (Default = 0x001F) | |
|--------|--|--|
| [15:0] | Clock setting bits; sets fs in Figure 18 | |

Input Clock Configuration

Set SMPL_PRD = 0x0000 (DIN = 0x9F00, then DIN = 0x9E00) to disable the internal clock and enable CLKIN as a clock input pin.

Digital Filtering

The AVG_CNT register (see Table 17) provides user controls for the low-pass filter. This filter contains two cascaded averaging filters that provide a Bartlett window FIR filter response (see Figure 17). For example, set AVG_CNT[7:0] = 0x04 (DIN = 0xA004) to set each stage to 16 taps. When used with the default sample rate of 1024 SPS, this establishes a -3 dB bandwidth of approximately 20 Hz for this filter.




Figure 17. Bartlett Window FIR Filter Frequency Response (Phase Delay = N Samples)

Table 17. AVG_CNT Bit Descriptions

| Bits | Description (Default = 0x0000) |
|--------|---|
| [15:3] | Don't care |
| [2:0] | Binary; B variable in Figure 18; maximum setting = 110 (binary) = 6 (decimal) |

Averaging/Decimation Filter

The DEC_RATE register (see Table 18) provides user control for the final filter stage (see Figure 18), which averages and decimates the output data. For systems that value lower sample rates, this filter stage provides an opportunity to lower the sample rate while maintaining optimal bias stability performance. The -3 dB bandwidth of this filter stage is approximately one half the output data rate. For example, set DEC_RATE[7:0] = 0x04 (DIN = 0xA204) to reduce the sample rate by a factor of 16. When the factory default 1024 SPS sample rate is used, this decimation setting reduces the output data rate to 64 SPS and the sensor bandwidth to approximately 31 Hz.

Table 18. DEC_RATE Bit Descriptions

| Bits | Description (Default = 0x0000) |
|--------|---|
| [15:5] | Don't care |
| [4:0] | Binary; D variable in Figure 18; maximum setting = 1000 (binary) = 16 (decimal) |




Figure 18. Sampling and Frequency Response Block Diagram

ADIS16133

CALIBRATION

The ADIS16133 factory calibration produces correction formulas for the gyroscope and programs them into the flash memory. Table 19 contains a list of user control registers that provide opportunity for user optimization after installation. Figure 19 illustrates the summing function of the sensor's offset correction register.

Table 19. Registers for User Calibration

| Register | Address | Description | |
|-----------------|----------------------------------|-------------------------------------|--|
| GYRO_OFF2 | 0x08 | Gyro bias correction, lower 16 bits | |
| GYRO_OFF | 0x0A | Gyro bias correction, upper 16 bits | |
| GLOB_CMD | 0x28 | Bias correction command | |
| MEMS GYRO AI | DC FACT CALIBR AN FILTE | | |

Figure 19. Gyroscope Bias Calibration User Controls

The factory calibration addresses initial and temperature dependent bias errors in the gyroscopes, but some environmental conditions, such as temperature cycling and mechanical stress on the package, can cause bias shifts in MEMS gyroscope structures. For systems that value absolute bias accuracy, there are two options for optimizing absolute bias accuracy: autonull and manual correction.

Automatic Bias Correction

Set GLOB_CMD[0] = 1 (DIN = 0xA801) to start the automatic bias correction (ABC) function, which uses the following internal sequence to calibrate each gyroscope for bias error:

- 1. Wait for a complete output data cycle to complete, which includes the entire average and decimation time in the DEC_RATE register.
- 2. Read the output registers of the gyroscope.
- 3. Multiply the measurement by -1 to change its polarity.
- 4. Write the final value into the offset registers.
- 5. Update the flash memory.

The Allan variance curve shown in Figure 7 provides a trade-off between bias accuracy and averaging time. The DEC_RATE

register provides a user control for averaging time when using the ABC function. Set DEC_RATE[7:0] = 0x10 (DIN = 0xA210), which sets the decimation rate to 65,536 (2¹⁶) and provides an averaging time of 64 seconds (65,536 ÷ 1024 SPS) for this function. Then, set GLOB_CMD[0] = 1 (DIN = 0xA801), and keep the platform stable for at least 65 seconds while the gyroscope bias data accumulates.

After this completes, the ADIS16133 automatically updates the flash memory. The SPI interface is inactive during the entire time it takes the ABC function to complete. The only way to interrupt the ABC function is to remove power or initiate a hardware reset using the $\overline{\text{RST}}$ pin. When using DEC_RATE = 0x0010, the 1 σ accuracy for this correction is approximately 0.0025°/sec for the gyroscope correction factor. For further optimization, use the manual bias correction function, with a 100 sec average for the bias estimate. See Table 29 for more information on the GLOB_CMD register.

Manual Bias Correction

The GYRO_OFF and GYRO_OFF2 registers (see Table 20 and Table 21) provide a bias adjustment function for the output of each sensor. GYRO_OFF uses the same format as GYRO_OUT, and GYRO_OFF2 uses the same format as GYRO_OUT2.

Table 20. GYRO_OFF Bit Descriptions

| Bits | Description (Default = 0x0000) |
|--------|---|
| [15:0] | Gyroscope offset correction; twos complement, 0.05°/sec per LSB, 0x0000 = 0°/sec |

Table 21. GYRO_OFF2 Bit Descriptions

| Bits | Description (Default = 0x0000) | |
|------|---|--|
| | Gyroscope offset correction, finer resolution; uses the same format as GYRO_OUT2 (see Table 11) | |

Restoring Factory Calibration

Set GLOB_CMD[1] = 1 (DIN = 0xA802) to execute the factory calibration restore function. The restore function resets each user calibration register to 0x0000, resets all sensor data to 0, and automatically updates the flash memory within 72 ms. See Table 29 for more information on GLOB_CMD.

ALARMS

The alarm function provides monitoring for two independent conditions. Table 22 contains a list of registers that provide configuration and control inputs for the alarm function.

Table 22. Registers for Alarm Configuration

| 0 | | 8 |
|-----------|---------|-------------------------|
| Register | Address | Description |
| ALM_MAG1 | 0x10 | Alarm 1 trigger setting |
| ALM_MAG2 | 0x12 | Alarm 2 trigger setting |
| ALM_SMPL1 | 0x14 | Alarm 1 sample period |
| ALM_SMPL2 | 0x16 | Alarm 2 sample period |
| ALM_CTRL | 0x18 | Alarm configuration |

The ALM_CTRL register (see Table 26) provides data source selection (Bits[15:8]), rate-of-change enable (Bits[7:6]), trigger polarity (Bits[5:4]), data source filtering (Bit 3), and an alarm indicator signal (Bits[2:0]).

Static Alarm Use

Set the rate-of-change bits (ALM_CTRL[7:6]) equal to zero for static alarm use, which compares the data source selection (ALM_CTRL[15:8]) with the values in the ALM_MAGx registers in Table 23 and Table 24. The data format in these registers matches the format of the data selection in ALM_CTRL[15:8]. ALM_CTRL[5:4] provide polarity settings. See Table 27 for a static alarm configuration example.

Table 23. ALM_MAG1 Bit Descriptions

| Bits | Description (Default = 0x0000) | |
|--------|---|--|
| [15:0] | Trigger setting; matches format of the ALM_CTRL[11:8] selection | |

Table 24. ALM_MAG2 Bit Descriptions

| Bits | Description (Default = 0x0000) | |
|--------|--|--|
| [15:0] | Trigger setting; matches format of the ALM_CTRL[15:12] selection | |

Dynamic Alarm Use

Set the rate-of-change bits (ALM_CTRL[7:6]) equal to 1 to enable the dynamic alarm mode, which monitors the data selection for a rate-of-change comparison. The rate of change is represented by the magnitude in the ALM_MAGx registers over the time represented by the number of samples setting in the ALM_SMPLx register (see Table 25). See Table 27 for a dynamic alarm configuration example.

| [15:8] Not used | |
|---|----|
| | |
| [7:0] Binary, number of samples (both 0x00 and 0x01 = | 1) |

Alarm Reporting

DIAG_STAT[9:8] provide error flags that indicate an alarm condition. ALM_CTRL[2:0] provide controls for a hardware indicator using DIO1 or DIO2.

| Tuble 20 | " MEM_OTHE Die Descriptions |
|-----------------|---|
| Bits | Description (Default = 0x0000) |
| [15:12] | Alarm 2 data source selection |
| | 0000 = disable |
| | 0001 = GYRO_OUT (does not include GYRO_OUT2) |
| | 0010 = TEMP_OUT |
| | 0011 = DIAG_STAT |
| [11:8] | Alarm 1 data source selection (same as Alarm 2) |
| [7] | Rate-of-change enable for Alarm 2 |
| | (1 = dynamic/rate of change, 0 = static level) |
| [6] | Rate-of-change enable for Alarm 1 |
| | (1 = dynamic/rate of change, 0 = static level) |
| [5] | Trigger polarity for Alarm 2 |
| | (1 specifies >ALM_MAG2, 0 specifies <alm_mag2)< td=""></alm_mag2)<> |
| [4] | Trigger polarity for Alarm 1 |
| | (1 specifies >ALM_MAG1, 0 specifies <alm_mag1)< td=""></alm_mag1)<> |
| [3] | Comparison data filter setting ¹ |
| | (1 = Bartlett filter, 0 = no filtering) |
| [2] | Alarm output enable |
| | (1 = enabled, 0 = disabled) |
| [1] | Alarm output polarity |
| | (1 = active high, 0 = active low) |
| [0] | Alarm output line select |
| | (1 = DIO2, 0 = DIO1) |
| 1 Eile autor au | |

Table 26. ALM_CTRL Bit Descriptions

¹ Filtering applies to GYRO_OUT only.

Alarm Example

Table 27 offers an example that configures Alarm 1 to trigger when filtered GYRO_OUT data drops below 200°/sec and Alarm 2 to trigger when filtered GYRO_OUT data changes by more than 200°/sec over a 100 ms period, or 2000°/sec². The filter setting helps reduce false triggers from noise and refine the accuracy of the trigger points. The ALM_SMPL2 setting of 102 samples provides a comparison period that is 99.6 ms for an internal sample rate of 1024 SPS. There is no need to program ALM_SMPL1 because Alarm 1 is a static alarm in this example.

| Tuble 27. That in Configuration Example 1 | |
|--|--|
| Description | |
| ALM_CTRL = 0x11AF | |
| Alarm 2: dynamic; Δ-GYRO_OUT | |
| (Δ-time, ALM_ SMPL2) > ALM_MAG2 | |
| Alarm 1: static; GYRO_OUT < ALM_MAG1 | |
| Set alarms to track filtered data | |
| DIO2 = output indicator, positive polarity | |
| ALM_MAG2 = 0x0FA0, (200°/sec) | |
| | |
| ALM_MAG1 = 0x0FA0, (200°/sec) | |
| | |
| ALM_SMPL2[7:0] = 0x66 (102 samples) | |
| | |

SYSTEM CONTROLS

The ADIS16133 provides a number of system level controls for managing its operation using the registers listed in Table 28.

Table 28. System Tool Registers

| Register Name | Address | Description |
|---------------|---------|------------------------------------|
| FLASH_CNT | 0x00 | Flash write cycle counter |
| GPIO_CTRL | 0x1A | General-purpose I/O control |
| MSC_CTRL | 0x1C | Self-test, calibration, data ready |
| SLP_CTRL | 0x24 | Sleep mode control |
| DIAG_STAT | 0x26 | Error flags |
| GLOB_CMD | 0x28 | Single command functions |
| LOT_ID1 | 0x32 | Lot Identification Code 1 |
| LOT_ID2 | 0x34 | Lot Identification Code 2 |
| LOT_ID3 | 0x36 | Lot Identification Code 3 |
| PROD_ID | 0x38 | Product identification |
| SERIAL_NUM | 0x3A | Serial number |

GLOBAL COMMANDS

The GLOB_CMD register (see Table 29) provides trigger bits for several operations. Write 1 to the appropriate bit in the GLOB_CMD register to start a function. After the function completes, the bit restores to 0.

Software Reset

Set GLOB_CMD[7] = 1 (DIN = 0xA880) to reset the operation, which removes all data, initializes all registers from their flash settings, and starts data collection. This function provides a firmware alternative to the RST line (see Table 5, Pin 8).

Table 29. GLOB_CMD Bit Descriptions

| Bits | Description | Execution Time ¹ |
|--------|-----------------------------|-----------------------------|
| [15:8] | Not used | N/A ² |
| [7] | Software reset | 71 ms |
| [6:4] | Not used | N/A ² |
| [3] | Flash update | 72 ms |
| [2] | Not used | N/A ² |
| [1] | Factory calibration restore | 72 ms |
| [0] | Automatic bias correction | N/A ² |

¹ Execution time is based on SMPL_PRD and DEC_RATE settings. This starts at the next data ready pulse, restarts the decimation cycle, and then writes to the flash 72 ms) after completing a decimation cycle. With respect to Figure 18, the decimation cycle time = $N_D \div f_s$.

² N/A means not applicable.

MEMORY MANAGEMENT

The data retention of the flash memory has a dependency on temperature, as shown in Figure 20. The FLASH_CNT register (see Table 30) provides a 16-bit counter that helps track the number of write cycles to the nonvolatile flash memory, which helps manage the endurance rating. The flash updates every time any of the following bits are set to 1: GLOB_CMD[3], GLOB_CMD[1], and GLOB_CMD[0].




Table 30. FLASH_CNT Bit Descriptions

Checksum Test

Set MSC_CTRL[11] = 1 (DIN = 0x9D08) to perform a checksum verification of the internal program memory. This takes a summation of the internal program memory and compares it with the original summation value for the same locations (from factory configuration). Check the results in the DIAG_STAT register (see Table 34). DIAG_STAT[6] equals 0 when the sum matches the correct value and it equals 1 when it does not. Make sure that the power supply is within specification for the entire 20 ms that this function takes to complete.

GENERAL-PURPOSE INPUT/OUTPUT

There are two general-purpose I/O lines, DIO1 and DIO2, which provide a number of useful functions. The MSC_CTRL[2:0] bits (see Table 31) control the data ready configuration and have the highest priority for setting either DIO1 or DIO2 (but not both). The ALM_CTRL[2:0] control bits (see Table 26) provide the alarm indicator configuration control and have the second highest priority for DIO1 or DIO2. When DIO1 and DIO2 are not in use as either data ready or alarm indicator signals, the GPIO_CTRL register (see Table 32) provides the control and data bits for them.

Data Ready I/O Indicator

The factory default setting for MSC_CTRL[2:0] is 110, which configures DIO1 as a positive data ready indicator signal. A common option for this function is MSC_CTRL[2:0] = 100 (DIN = 0x9C04), which changes data ready to a negative polarity for processors that provide only negative triggered interrupt pins. The pulse width is between 100 µs and 200 µs over all conditions.

Example I/O Configuration

For example, set GPIO_CTRL[7:0] = 0x02 (DIN = 0x9A02) to set DIO1 as an input and DIO2 as an output. Next, set GPIO_CTRL[15:8] = 0x02 (DIN = 0x9B02) to set DIO2 in a high output state. Monitor DIO1 by reading GPIO_CTRL[15:8] (DIN = 0x1B00) and masking off the upper seven bits.

Table 31. MSC_CTRL Bit Descriptions

| | . MOC_OT RE DR Descriptions |
|---------|---|
| Bits | Description (Default = 0x0006) |
| [15:12] | Not used |
| [11] | Memory test (cleared upon completion) |
| | (1 = enabled, 0 = disabled) |
| [10] | Automatic self-test (cleared upon completion) |
| | (1 = enabled, 0 = disabled) |
| [9] | Manual self-test |
| | (1 = enabled, 0 = disabled) |
| [8] | Not used |
| [7] | Disable sensor compensation |
| | (1 = disable compensation, 0 = enable compensation) |
| [6:3] | Not used |
| [2] | Data ready enable |
| | (1 = enabled, 0 = disabled) |
| [1] | Data ready polarity |
| | (1 = active high, 0 = active low) |
| [0] | Data ready line select |
| | (1 = DIO2, 0 = DIO1) |

Table 32. GPIO_CTRL Bit Descriptions

| [15:10]Don't care[9]General-Purpose I/O Line 2 (DIO2) data level | |
|--|----|
| [9] General-Purpose I/O Line 2 (DIO2) data level | |
| | |
| [8] General-Purpose I/O Line 1 (DIO1) data level | |
| [7:2] Don't care | |
| [1] General-Purpose I/O Line 2 (DIO2) direction control | ol |
| (1 = output, 0 = input) | |
| [0] General-Purpose I/O Line 1 (DIO1) direction control | ol |
| (1 = output, 0 = input) | |

SELF-TEST

The MSC_CTRL bits (see Table 31) provide a self-test function, which helps verify the mechanical integrity of the MEMS and signal processing circuit. When enabled, the self-test applies an electrostatic force to the internal sensor element, which causes it to move in a manner that simulates its response to actual rotation. Set MSC_CTRL[10] = 1 (DIN = 0x9D04) to run the self-test routine, which reports a pass/fail result in DIAG_STAT[5]. MSC_CTRL[10] resets itself to 0 after completing this routine. This process takes approximately 46 ms.

POWER MANAGEMENT

The SLP_CTRL register (see Table 33) provides two different sleep modes for system level management: normal and timed. Set SLP_CTRL[7:0] = 0xFF (DIN = 0xA4FF) to start normal sleep mode. To awaken the device from sleep mode, use one of the following options to restore normal operation: assert \overline{CS} from high to low, pulse \overline{RST} low and then high again, or cycle the power. Use SLP_CTRL[7:0] to put the device into sleep mode for a specified period. For example, SLP_CTRL[7:0] = 0x64 (DIN = 0xA464) puts the ADIS16133 to sleep for 50 sec.

Table 33. SLP_CTRL Bit Descriptions

| Bits | Description |
|--------|---|
| [15:8] | Not used |
| [7:0] | 0xFF: normal sleep mode |
| | 0x00 to 0xFE: programmable sleep time bits; 0.5 sec/LSB |

STATUS

The DIAG_STAT register (see Table 34) provides error flags for a number of functions. Each flag uses a 1 to indicate an error condition and a 0 to indicate a normal condition. Reading this register provides access to the status of each flag and resets all of the bits to 0 for monitoring future operation. If the error condition remains, the error flag returns to 1 at the conclusion of the next sample cycle. DIAG_STAT[0] does not require a read of this register to return to 0. If the power supply voltage returns to within range, this flag clears automatically. The SPI communication error flag in DIAG_STAT[3] indicates that the number of SCLKs in a SPI sequence did not equal a multiple of 16 SCLKs.

Table 34. DIAG_STAT Bit Descriptions

| D': | | | | | |
|---------|--|--|--|--|--|
| Bits | Description (Default = 0x0000) | | | | |
| [15:10] | Not used | | | | |
| [9] | Alarm 2 status (1 = active, 0 = inactive) | | | | |
| [8] | Alarm 1 status (1 = active, 0 = inactive) | | | | |
| [7] | Not used | | | | |
| [6] | Flash test, checksum flag $(1 = fail, 0 = pass)$ | | | | |
| [5] | Self-test diagnostic error flag (1 = fail, 0 = pass) | | | | |
| [4] | Sensor overrange (1 = overrange, 0 = normal) | | | | |
| [3] | SPI communication failure $(1 = fail, 0 = pass)$ | | | | |
| [2] | Flash update failure $(1 = fail, 0 = pass)$ | | | | |
| [1] | Not used | | | | |
| [0] | Power supply low, $(1 = VCC < 4.75 V, 0 = VCC \ge 4.75 V)$ | | | | |

PRODUCT IDENTIFICATION

The PROD_ID register (see Table 35) contains 0x3F05, which is the hexadecimal equivalent of 16,133. The LOT_ID1, LOT_ID2, and LOT_ID3 registers (see Table 36) provide manufacturing lot information. The SERIAL_NUM register (see Table 37) contains a binary number that represents the serial number on the device label and is lot specific.

Table 35. PROD_ID Bit Descriptions

| Bits | Description (Default = 0x3F05) |
|--------|---------------------------------|
| [15:0] | Product identification = 0x3F05 |

Table 36. LOT_ID1, LOT_ID2, LOT_ID3 Bit Descriptions

| Bits | Description | | | | |
|---------------------------------------|--|--|--|--|--|
| [15:0] | Lot identification, binary code | | | | |
| Table 37. SERIAL_NUM Bit Descriptions | | | | | |
| Table 37 | 7. SERIAL_NUM Bit Descriptions | | | | |
| Table 37 Bits | 7. SERIAL_NUM Bit Descriptions Description | | | | |

Serial number, 1 to 9999 (0x270F)

[13:0]

APPLICATIONS INFORMATION Adis16133/PCBZ BREAKOUT BOARD

The ADIS16133/PCBZ includes one ADIS16133BMLZ, one interface printed circuit board (PCB), and four M2 \times 0.4 mm \times 18 mm machine screws. The interface PCB provides four holes for ADIS16133BMLZ attachment and four larger holes for attaching the interface PCB to another surface. The ADIS16133BMLZ attachment holes support M2 \times 0.4 mm machine screws (see Figure 21). The four holes, located in each corner, support attachment of the interface PCB to a bulkhead with M2.5 or #4 machine screws. J1 is a dual-row, 16-pin, 2 mm (pitch) connector that works with a number of ribbon cable systems, including Samtec P/N TCSD-08-D-12.00-01.

Figure 22 provides the pin assignments for J1. The pin descriptions match those listed in Table 5. The C1 and C2 locations provide solder pads for extra capacitors, which can provide additional filtering for start-up transients and supply noise.




Figure 21. Physical Diagram for the Current ADIS16133/PCBZ





Figure 22. ADIS16133/PCBZ J1 Pin Assignments

Legacy Design

Figure 23 displays an original design for the interface board. While both board designs are still in circulation, the interface PCB in Figure 21 will be more common in the future. The primary differences are that the legacy PCB (Figure 23) is smaller and provides two interface connectors (J1, J2), rather than one (J1, Figure 21). J1 and J2 manage the electrical interface by providing access to critical I/O, power, and ground pins using the pin assignments shown in Figure 24. J1 and J2 are dual row, 2 mm (pitch) connectors that work with a number of ribbon cable systems, including 3M Part No. 152212-0100-GB (ribbon crimp connector) and 3M Part No. 3625/12 (ribbon cable). Figure 23 provides the top level view of the PCB without the ADIS16133BMLZ attached. The ADIS16133 does not require external capacitors for normal operation; therefore, the interface PCB does not use the C1/C2 pads. Note that four M2 $\times\,0.4~\mathrm{mm}\times18~\mathrm{mm}$ machines screws secure the ADIS16133BMLZ to the PCB.



INSTALLATION TIPS

Use Figure 25 and Figure 26 as a starting point for a connector down mechanical design, where the mating connector is soldered to a PCB. All of the evaluation tools for the ADIS16133 use the Samtec CLM-112-02 series as the mating connector and assume use of two holes for the connector alignment pins together with 24 holes for stress relief in those cases where the pins of the ADIS16133 bottom out during insertion.

When designing a connector up system, use the mounting holes shown in Figure 25 as a guide in designing the bulkhead mounting system, and use Figure 26 as a guide in developing the mating connector interface on a flexible circuit or other connector system.




Figure 25. Suggested Mounting Hole Locations, Connector Down




Figure 26. Suggested Layout and Mechanical Design for the Mating Connector

OUTLINE DIMENSIONS




Figure 27. 24-Lead Module with Connector Interface (ML-24-3) Dimensions shown in millimeters

ORDERING GUIDE

| Model ¹ | Temperature Range | Package Description | Package Option |
|--------------------|-------------------|---|----------------|
| ADIS16133BMLZ | -40°C to +105°C | 24-Lead Module with Connector Interface | ML-24-3 |
| ADIS16133/PCBZ | | Interface PCB | |

 1 Z = RoHS Compliant Part.

NOTES



www.analog.com

©2010–2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09231-0-5/12(A)

Rev. A | Page 20 of 20